Gregory D. Peterson
Zitiert von
Zitiert von
XSEDE: accelerating scientific discovery
J Towns, T Cockerill, M Dahan, I Foster, K Gaither, A Grimshaw, ...
Computing in science & engineering 16 (5), 62-74, 2014
From CUDA to OpenCL: Towards a performance-portable solution for multi-platform GPU programming
P Du, R Weber, P Luszczek, S Tomov, G Peterson, J Dongarra
Parallel Computing 38 (8), 391-407, 2012
The system designer's guide to VHDL-AMS: analog, mixed-signal, and mixed-technology modeling
PJ Ashenden, GD Peterson, DA Teegarden
Elsevier, 2002
The sorting direct method for stochastic simulation of biochemical systems with varying reaction execution behavior
JM McCollum, GD Peterson, CD Cox, ML Simpson, NF Samatova
Computational biology and chemistry 30 (1), 39-49, 2006
Comparing hardware accelerators in scientific applications: A case study
R Weber, A Gothandaraman, RJ Hinde, GD Peterson
IEEE Transactions on Parallel and Distributed Systems 22 (1), 58-68, 2010
Power aware computing on GPUs
K Kasichayanula, D Terpstra, P Luszczek, S Tomov, S Moore, ...
2012 Symposium on Application Accelerators in High Performance Computing, 64-73, 2012
High-performance mixed-precision linear solver for FPGAs
J Sun, GD Peterson, OO Storaasli
IEEE Transactions on Computers 57 (12), 1614-1623, 2008
Sparse matrix-vector multiplication design on FPGAs
J Sun, G Peterson, O Storaasli
15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines …, 2007
Analysis of noise in quorum sensing
CD Cox, GD Peterson, MS Allen, JM Lancaster, JM McCollum, D Austin, ...
OMICS A Journal of Integrative Biology 7 (3), 317-334, 2003
Engineering in the biological substrate: Information processing in genetic circuits
ML Simpson, CD Cox, GD Peterson, GS Sayler
Proceedings of the IEEE 92 (5), 848-863, 2004
An FPGA implementation for solving least square problem
D Yang, GD Peterson, H Li, J Sun
2009 17th IEEE Symposium on Field Programmable Custom Computing Machines …, 2009
Compressed sensing and Cholesky decomposition on FPGAs and GPUs
D Yang, GD Peterson, H Li
Parallel Computing 38 (8), 421-437, 2012
ECG signal classification using block-based neural networks
W Jiang, SG Kong, GD Peterson
Proceedings. 2005 IEEE International Joint Conference on Neural Networks …, 2005
Parallel application performance on shared high performance reconfigurable computing resources
MC Smith, GD Peterson
Performance Evaluation 60 (1-4), 107-125, 2005
A high performance and memory efficient LU decomposer on FPGAs
G Wu, Y Dou, J Sun, GD Peterson
IEEE transactions on computers 61 (3), 366-378, 2010
FPGA acceleration of a quantum Monte Carlo application
A Gothandaraman, GD Peterson, GL Warren, RJ Hinde, RJ Harrison
Parallel Computing 34 (4-5), 278-291, 2008
Compressed sensing based UWB receiver: Hardware compressing and FPGA reconstruction
D Yang, H Li, GD Peterson, A Fathy
2009 43rd Annual Conference on Information Sciences and Systems, 198-201, 2009
Developing the next generation cockpit display system
BC Read
IEEE Aerospace and Electronic Systems Magazine 11 (10), 25-28, 1996
FPGA implementation of evolvable block-based neural networks
S Merchant, GD Peterson, SK Park, SG Kong
2006 IEEE International Conference on Evolutionary Computation, 3129-3136, 2006
Hardware acceleration of pseudo-random number generation for simulation applications
JM McCollum, JM Lancaster, DW Bouldin, GD Peterson
Proceedings of the 35th Southeastern Symposium on System Theory, 2003., 299-303, 2003
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20